Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology