| Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits Recent countries visiting this post |  |
 | 5 | United States |
 | 1 | Japan |
 | 1 | Spain |
| Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits Recent countries visiting this post | |
| 5 | United States |
| 1 | Japan |
| 1 | Spain |