A New High Precision Low Offset Dynamic Comparator for High Resolution High Speed ADCs

A new low offset dynamic comparator for high resolution high speed analog-to-digital application has been designed. Inputs are reconfigured from the typical differential pair comparator such that near equal current distribution in the input transistors can be achieved for a meta-stable point of the comparator. Restricted signal swing clock for the tail current is also used to ensure constant currents in the differential pairs. Simulation based sensitivity analysis is performed to demonstrate the robustness of the new comparator with respect to stray capacitances, common mode voltage errors and timing errors in a TSMC 0.18 process. Less than 10mV offset can be easily achieved with the proposed structure making it favorable for flash and pipeline data conversion applications. Keywords--dynamic comparator, offset, ADC, pipeline, flash

• Type: Conference
• Year: 2006
• Where: APCCAS
• Authors: Vipul Katyal, Randall L. Geiger, Degang Chen
• Keywords: APCCAS 2006, Comparator, Hardware, Offset Dynamic Comparator, Speed Analog-to-digital Application