Noise tolerant low voltage XOR-XNOR for fast arithmetic

With scaling down to deep submicron and nanometer technologies, noise immunity is becoming a metric of the same importance as power, speed, and area. Smaller feature sizes, low voltage, and high frequency are the characteristics for deep submicron circuits. This paper proposes a low voltage noise tolerant XOR-XNOR gate with 8 transistors. The proposed gate has been implanted in an already existing (5-2) compressor cell to test its driving capability. The proposed gate is characterized and compared with those published ones for reliability and energy efficiency. The average noise threshold energy (ANTE) and the energy normalized ANTE metrics are used for quantifying the noise immunity and energy efficiency respectively. Results using 0.18µ CMOS technology and HSPICE for simulation show that the proposed XOR-XNOR circuit is more noise-immune and displays better power-delay product characteristics than the compared circuit. Also, the circuit proves to be faster in operation and works at...

• Type: Conference
• Year: 2003
• Where: GLVLSI
• Authors: Mohamed A. Elgamel, Sumeer Goel, Magdy A. Bayoumi
• Keywords: Deep Submicron, GLVLSI 2003, Noise Immunity, Noise Tolerant, VLSI