A novel FPGA logic block for improved arithmetic performance

To improve FPGA performance for arithmetic circuits, this paper proposes a new architecture for FPGA logic cells that includes a 6:2 compressor. The new cell features additional fast carry-chains that concatenate adjacent compressors and can be routed locally without the global routing network. Unlike previous carry-chains for binary and ternary addition, the carry chain used by the new cell only spans 2 logic blocks, which significantly improves the delay of multi-input addition operations mapped onto the FPGA. The delay and area overhead that arises from augmenting a traditional FPGA logic cell with the new compressor structure is minimal. Using this new cell, we observed an average speedup in

• Type: Conference
• Year: 2008
• Where: FPGA
• Authors: Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne
• Keywords: FPGA, FPGA 2008, Fpga Logic Cell, FPGA Performance, Traditional Fpga Logic