Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
24
click to vote
VLSI
2010
Springer
favorite
Email
discuss
report
72
views
Software Engineering
»
more
VLSI 2010
»
Order is power: Selective Packet Interleaving for energy efficient Networks-on-Chip
13 years 6 months ago
Download
tx.technion.ac.il
Amit Berman, Ran Ginosar, Idit Keidar
Real-time Traffic
Software Engineering
|
VLSI 2010
|
claim paper
Post Info
More Details (n/a)
Added
23 May 2011
Updated
23 May 2011
Type
Journal
Year
2010
Where
VLSI
Authors
Amit Berman, Ran Ginosar, Idit Keidar
Comments
(0)
Researcher Info
Software Engineering Study Group
Computer Vision