Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
27
click to vote
ICCAD
2010
IEEE
favorite
Email
discuss
report
126
views
Hardware
»
more
ICCAD 2010
»
On power and fault-tolerance optimization in FPGA physical synthesis
13 years 6 months ago
Download
robust-fpga.mpi-sws.org
Manu Jose, Yu Hu, Rupak Majumdar
Real-time Traffic
Hardware
|
ICCAD 2010
|
claim paper
Related Content
»
Simulated Evolution SimE Based Embedded System Synthesis Algorithm for Electric Circuit Un...
»
Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs
»
Smallworld effects in wireless agent sensor networks
»
Poweraware FPGA logic synthesis using binary decision diagrams
»
Physical synthesis for FPGA interconnect power reduction by dualVdd budgeting and retiming
»
Lowpower highlevel synthesis for FPGA architectures
»
LOPASS A LowPower Architectural Synthesis System for FPGAs With Interconnect Estimation an...
»
Optimal simultaneous mapping and clustering for FPGA delay optimization
»
Physical synthesis of bus matrix for high bandwidth low power onchip communications
more »
Post Info
More Details (n/a)
Added
11 Feb 2011
Updated
11 Feb 2011
Type
Journal
Year
2010
Where
ICCAD
Authors
Manu Jose, Yu Hu, Rupak Majumdar
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision