ICCAD 2010 - PDF Preprint Papers

ICCAD 2010 International Conference on Computer-Aided Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ICCAD-2010 Paper

click to vote

ICCAD
2010
IEEE

229views Hardware» more ICCAD 2010»

Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach

13 years 10 months ago

Download www.cse.cuhk.edu.hk

In this paper, we present an efficient method to solve the obstacle-avoiding rectilinear Steiner minimum tree (OARSMT) problem optimally. Our work is a major improvement over the w...

Tao Huang, Evangeline F. Y. Young

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	229	Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach	claim
2	224	WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography	claim
3	216	Stress-driven 3D-IC placement with TSV keep-out zone and regularity study	claim
4	191	Current Shaping and Multi-thread Activation for Fast and Reliable Power Mode Transition in Multicore Designs
5	186	Application-Aware diagnosis of runtime hardware faults	claim
6	186	Efficient state space exploration: Interleaving stateless and state-based model checking	claim
7	176	An auction based pre-processing technique to determine detour in global routing	claim
8	166	Low-power clock trees for CPUs	claim
9	162	Practical placement and routing techniques for analog circuit designs	claim
10	158	Novel binary linear programming for high performance clock mesh synthesis	claim
11	156	Boolean matching of function vectors with strengthened learning	claim
12	148	Trace signal selection to enhance timing and logic visibility in post-silicon validation	claim
13	146	Through-silicon-via management during 3D physical design: When to add and how many?	claim
14	145	Fuzzy control for enforcing energy efficiency in high-performance 3D systems	claim
15	141	Local clock skew minimization using blockage-aware mixed tree-mesh clock network	claim
16	140	Reduction of interpolants for logic synthesis	claim
17	140	Polynomial datapath optimization using constraint solving and formal modelling	claim
18	139	3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling	claim
19	136	Synthesis of an efficient controlling structure for post-silicon clock skew minimization	claim
20	133	Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs	claim
21	126	Characterizing the lifetime reliability of manycore processors with core-level redundancy	claim
22	126	On power and fault-tolerance optimization in FPGA physical synthesis	claim
23	126	ESL solutions for low power design	claim
24	125	Peak current reduction by simultaneous state replication and re-encoding	claim
25	124	Symbolic performance analysis of elastic systems	claim
26	121	Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation	claim
27	119	Symbolic system level reliability analysis	claim
28	117	A synthesis flow for digital signal processing with biomolecular reactions	claim
29	114	On timing-independent false path identification	claim
30	114	Redundant-wires-aware ECO timing and mask cost optimization	claim
31	109	Misleading energy and performance claims in sub/near threshold digital systems	claim
32	108	Mathematical yield estimation for two-dimensional-redundancy memory arrays	claim
33	102	Yield enhancement for 3D-stacked memory by redundancy sharing across dies	claim
34	96	Design of large area electronics with organic transistors	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers