A reconfigurable stochastic architecture for highly reliable computing

Mounting concerns over variability, defects and noise motivate a new approach for integrated circuits: the design of stochastic logic, that is to say, digital circuitry that operates on probabilistic signals, and so can cope with errors and uncertainty. Techniques for probabilistic analysis are well established. We advocate a strategy for synthesis. In this paper, we present a reconfigurable architecture that implements the computation of arbitrary continuous functions with stochastic logic. We analyze the sources of error: approximation, quantization, and random fluctuations. We demonstrate the effectiveness of our method on a collection of benchmarks for image processing. Synthesis trials show that our stochastic architecture requires less area than conventional hardware implementations. It achieves a large speed up compared to software conventional implementations. Most importantly, it is much more tolerant of soft errors (bit flips) than these deterministic implementations. Catego...

• Type: Conference
• Year: 2009
• Where: GLVLSI
• Authors: Xin Li, Weikang Qian, Marc D. Riedel, Kia Bazargan, David J. Lilja
• Keywords: Arbitrary Continuous Functions, Conventional Hardware Implementations, GLVLSI 2009, Stochastic Logic, VLSI