GLVLSI 2009 - PDF Preprint Papers

GLVLSI 2009 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-2009 Paper

click to vote

GLVLSI
2009
IEEE

323views VLSI» more GLVLSI 2009»

MYGEN: automata-based on-line test generator for assertion-based verification

13 years 10 months ago

Download www.iml.ece.mcgill.ca

To assist in dynamic assertion-based verification, we present a method to automatically build a test vector generator from a temporal property. Based on the duality between monito...

Yann Oddos, Katell Morin-Allory, Dominique Borrion...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	323	MYGEN: automata-based on-line test generator for assertion-based verification	claim
2	262	Central vs. distributed dynamic thermal management for multi-core processors: which one is better?
3	262	Power distribution paths in 3-D ICS	claim
4	201	Glitch-free design for multi-threshold CMOS NCL circuits	claim
5	189	High-performance, cost-effective heterogeneous 3D FPGA architectures
6	186	Bitmask-based control word compression for NISC architectures	claim
7	174	Terahertz sensing technology	claim
8	172	Contact merging algorithm for efficient substrate noise analysis in large scale circuits	claim
9	170	Physical unclonable function and true random number generator: a compact and scalable implementation	claim
10	167	Dual-threshold pass-transistor logic design	claim
11	164	Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip	claim
12	159	On the complexity of graph cuboidal dual problems for 3-D floorplanning of integrated circuit design	claim
13	158	Exploration of memory hierarchy configurations for efficient garbage collection on high-performance embedded systems	claim
14	155	Buffer design and optimization for lut-based structured ASIC design styles	claim
15	154	Design of a maximum-likelihood detector for cooperative communications in intersymbol interference channels	claim
16	151	Reliability aware NoC router architecture using input channel buffer sharing	claim
17	150	Contradictory antecedent debugging in bounded model checking	claim
18	146	A reconfigurable stochastic architecture for highly reliable computing	claim
19	143	Unified P4 (power-performance-process-parasitic) fast optimization of a Nano-CMOS VCO	claim
20	142	Hardware-accelerated gradient noise for graphics	claim
21	142	Design tools for emerging technologies	claim
22	132	Multicast routing with dynamic packet fragmentation	claim
23	131	Octilinear redistributive routing in bump arrays	claim
24	128	Impact of lithography-friendly circuit layout	claim
25	126	An efficient cut enumeration for depth-optimum technology mapping for LUT-based FPGAs	claim
26	125	Redundant wire insertion for yield improvement	claim
27	125	Timing-driven N-way decomposition	claim
28	125	Spatial and temporal design debug using partial MaxSAT	claim
29	123	Power efficient tree-based crosslinks for skew reduction	claim
30	122	Enhancing SAT-based sequential depth computation by pruning search space	claim
31	113	Reducing parity generation latency through input value aware circuits	claim
32	112	Simultaneous shield and repeater insertion	claim
33	112	The effect of design parameters on single-event upset sensitivity of MOS current mode logic	claim
34	104	Polynomial coefficient based DC testing of non-linear analog circuits	claim
35	103	Enhancing bug hunting using high-level symbolic simulation	claim
36	92	Online circuit reliability monitoring	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers