| Reduction of Direct Tunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits Recent countries visiting this post |  |
 | 6 | United States |
 | 1 |
| Reduction of Direct Tunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits Recent countries visiting this post | |
| 6 | United States |
| 1 |