Signal Integrity: Fault Modeling and Testing in High-Speed SoCs

As we approach 100nm technology the interconnect issues are becoming one of the main concerns in the testing of gigahertz system-onchips. Voltage distortion (noise) and delay violations (skew) contribute to the signal integrity loss and ultimately functional error, performance degradation and reliability problems. In this paper, we first define a model for integrity faults on the high-speed interconnects. Then, we present a BIST-based test methodology that includes two special cells to detect and measure noise and skew occurring on the interconnects of the gigahertz system-on-chips. Using an inexpensive test architecture the integrity information accumulated by these special cells can be scanned out for final test and reliability analysis.

• Type: Journal
• Year: 2002
• Where: ET
• Authors: Mehrdad Nourani, Amir Attarha
• Keywords: ET 2002, Interconnects, Signal Integrity Loss, Special Cells