State-based power analysis for systems-on-chip

Early power analysis for systems-on-chip (SoC) is crucial for determining the appropriate packaging and cost. This early analysis commonly relies on evaluating power formulas for all cores for multiple configurations of voltage, frequency, technology and application parameters, which is a tedious and error-prone process. This work presents a methodology and algorithms for automating the power analysis of SoCs. Given the power state machines for individual cores, this work defines the product power state machine for the whole SoC and uses formal symbolic simulation algorithms for traversing and computing the minimum and maximum power dissipated by sets of power states in the SoC. Categories and Subject Descriptors J.6 [Computer-aided design]; B7.2 [Integrated circuits]: Design aids General Terms Algorithms Keywords Power analysis, systems-on-chip, state exploration

• Type: Conference
• Year: 2003
• Where: DAC
• Authors: Reinaldo A. Bergamaschi, Yunjian Jiang
• Keywords: Algorithms Keywords Power, DAC 2003, Design Automation, Early Power Analysis, Power State Machines