Streamline verification process with formal property verification to meet highly compressed design cycle