Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies