Synthesis of Low-Cost Parity-Based Partially Self-Checking Circuits

A methodology for the synthesis of partially selfchecking multilevel logic circuits with low-cost paritybased concurrent error detection (CED) is described. A subset of the inputs of the circuit is selected to realize a simple characteristic function such that CED is disabled whenever the inputs belong to the OFF-set of the characteristic function. This don’t-care space in the operation of the CED circuitry is used to optimize the CED circuitry during synthesis. It is shown that this methodology is very effective at targeting faults with a high sensitization probability. Experimental results show that the proposed approach, which is of special interest in applications where a low-cost CED solution is desired, achieves a significant reduction in the error rate in logic circuits.

• Type: Conference
• Year: 2003
• Where: IOLTS
• Authors: Kartik Mohanram, Egor S. Sogomonyan, Michael Gössel, Nur A. Touba
• Keywords: CED Circuitry, Characteristic Function, IOLTS 2003, Logic Circuits, Software Engineering