Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
14
click to vote
FPL
2010
Springer
favorite
Email
discuss
report
96
views
Hardware
»
more
FPL 2010
»
Test Compression for Dynamically Reconfigurable Processors
13 years 6 months ago
Download
conferenze.dei.polimi.it
Hiroaki Inoue, Junya Yamada, Hideyuki Yoneda, Kats
Real-time Traffic
FPL 2010
|
Hardware
|
claim paper
Related Content
»
Embedded Processor Based BuiltIn SelfTest and Diagnosis of Logic and Memory Resources in F...
»
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
»
Onchip ScanBased Test Strategy for a Dependable ManyCore Processor Using a NoC as a Test A...
»
Performance Evaluation of an Adaptive FPGA for Network Applications
»
QuasiStatic Scheduling of Reconfigurable Dataflow Graphs for DSP Systems
»
A HighSpeed Asynchronous Decompression Circuit for Embedded Processors
»
Scalable atomistic simulation algorithms for materials research
more »
Post Info
More Details (n/a)
Added
11 Feb 2011
Updated
11 Feb 2011
Type
Journal
Year
2010
Where
FPL
Authors
Hiroaki Inoue, Junya Yamada, Hideyuki Yoneda, Katsumi Togawa, Koichiro Furuta
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision