FPL 2010 - PDF Preprint Papers

FPL 2010 International Conference on Field Programmable Logic and Applications

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed FPL-2010 Paper

click to vote

FPL
2010
Springer

267views Hardware» more FPL 2010»

A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor

13 years 9 months ago

Download www.esa.informatik.tu-darmstadt.de

Due to the continuously decreasing cost of FPGAs, they have become a valid implementation platform for SOCs. Typically, a soft core processor implementation is used to execute the ...

Gerald Hempel, Christian Hochberger, Andreas Koch

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	267	A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor	claim
2	210	A Compact Transactional Memory Multiprocessor System on FPGA	claim
3	188	SeqHive: A Reconfigurable Computer Cluster for Genome Re-sequencing	claim
4	180	A Karatsuba-Based Montgomery Multiplier	claim
5	174	ERCBench: An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing	claim
6	170	IP Based Configurable SIMD Massively Parallel SoC	claim
7	168	Pipelined FPGA Adders	claim
8	155	Design and Implementation of Real-Time Transactional Memory	claim
9	148	FEM: A Step Towards a Common Memory Layout for FPGA Based Accelerators	claim
10	147	Reconfigurable Hardware for Power-over-Fiber Applications	claim
11	146	Run-Time Scalable Systolic Coprocessors for Flexible Multimedia SoPCs	claim
12	146	Software Managed Distributed Memories in MPPAs	claim
13	144	A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs	claim
14	139	Mapping Multiple Multivariate Gaussian Random Number Generators on an FPGA	claim
15	134	GPU Versus FPGA for High Productivity Computing	claim
16	133	Design and Implementation of an Object-Oriented Framework for Dynamic Partial Reconfiguration	claim
17	132	Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA	claim
18	131	Reducing Power Consumption of an Embedded DSP Platform through the Clock-Gating Technique	claim
19	131	High Density Asynchronous LUT Based on Non-volatile MRAM Technology	claim
20	129	FPGA Implementations of the Round Two SHA-3 Candidates	claim
21	125	Automation Framework for Large-Scale Regular Expression Matching on FPGA	claim
22	124	Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures	claim
23	124	Finding System-Level Information and Analyzing Its Correlation to FPGA Placement	claim
24	112	High-Performance Integer Factoring with Reconfigurable Devices	claim
25	111	Managing Short-Lived and Long-Lived Values in Coarse-Grained Reconfigurable Arrays	claim
26	111	Customized Exposed Datapath Soft-Core Design Flow with Compiler Support	claim
27	108	FPGA Based Network Traffic Analysis Using Traffic Dispersion Patterns	claim
28	106	Increasing Design Productivity through Core Reuse, Meta-data Encapsulation, and Synthesis	claim
29	105	Reconfigurable Control Variate Monte-Carlo Designs for Pricing Exotic Options	claim
30	105	Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA	claim
31	104	Multiplicative Square Root Algorithms for FPGAs	claim
32	103	A Flexible Compute and Memory Infrastructure for High-Level Language to Hardware Compilation	claim
33	103	Dynamically Reconfigurable Vision-Chip Architecture	claim
34	98	A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier	claim
35	97	A Reconfigurable Hebbian Eigenfilter for Neurophysiological Spike Train Analysis	claim
36	96	Test Compression for Dynamically Reconfigurable Processors	claim
37	93	Early Prediction of Hardware Complexity in HLL-to-HDL Translation	claim
38	89	FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers	claim
39	85	Enhancing FPGA Device Capabilities by the Automatic Logic Mapping to Additive Carry Chains	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers