Timing analysis considering IR drop waveforms in power gating designs

—IR drop noise has become a critical issue in advanced process technologies. Traditionally, timing analysis in which the IR drop noise is considered assumes a worst-case IR drop for each gate; however, using this assumption provides unduly pessimistic results. In this paper, we describe a timing analysis approach for power gating designs. To improve the accuracy of the gate delay calculation we determine the virtual voltage level by taking into account the IR drop waveforms across the sleep transistors. These can be obtained efficiently using a linear programming approach. Our experimental results are very promising.

• Type: Conference
• Year: 2008
• Where: ICCD
• Authors: Shih-Hung Weng, Yu-Min Kuo, Shih-Chieh Chang, Malgorzata Marek-Sadowska
• Keywords: Hardware, ICCD 2008, IR Drop Noise, IR Drop Waveforms, Worst-case Ir Drop