Timing driven track routing considering coupling capacitance

Abstract— As VLSI technology enters the ultra-deep submicron era, wire coupling capacitance starts to dominate self capacitance and can no longer be neglected in timing driven routing. In this paper, a coupling aware timing driven track routing heuristic is proposed. Given a global routing solution and timing constraint for each net, major trunks of wire segments are assigned to routing tracks such that the minimum timing slack among all nets is maximized. Delay penalties from both coupling capacitance and wire detour are considered in a unified graph model. The core problem is formulated and solved as a Sequential Ordering Problem (SOP). Routing blockages are handled in a post processing procedure. The experimental results on benchmark circuits show that the effect of coupling capacitance on timing is significant and the proposed heuristic results in greater improvement on coupling aware timing compared with other approaches.

• Type: Conference
• Year: 2005
• Where: ASPDAC
• Authors: Di Wu, Jiang Hu, Min Zhao, Rabi N. Mahapatra
• Keywords: ASPDAC 2005, Capacitance, Coupling Aware Timing, Hardware, Wire Coupling Capacitance