| Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages Recent countries visiting this post |  |
 | 5 | United States |
 | 1 |
| Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages Recent countries visiting this post | |
| 5 | United States |
| 1 |