Toward an Integrated Design Methodology for Fault-Tolerant, Multiple Clock/Voltage Integrated Systems