A transformation for integrating VHDL behavioral specification with synthesis and software generation