| Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint Recent academic inistitutions visiting this post, which is a subset of the total traffic |  |
United States |  | 1 | University of California LOS Angeles | Sun, 05/06/11 - 17:29 |