Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures

The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers to investigate aggressive techniques for exploiting program parallelism at the lowest level. To execute more operations per cycle, many processors are designed with growing degrees of resource replication (buses and functional units). However, the high cost in terms of area and cycle time of this technique precludes the use of high degrees of replication. An alternative to resource replication is resource widening, that has also been used in some recent designs, in which the width of the resources is increased. In this paper we evaluate a broad set of design alternatives that combine both replication and widening. For each alternative we perform an estimation of the ILP limits (including the impact of spill code for several register file configurations) and the cost in terms of area and access time of the re...

• Type: Conference
• Year: 1998
• Where: MICRO
• Authors: David López, Josep Llosa, Mateo Valero, Eduard Ayguadé
• Keywords: Hardware, Inherent Instruction-level Parallelism, MICRO 1998, Register File, Resource Replication