A Combined DOE-ILP Based Power and Read Stability Optimization in Nano-CMOS SRAM