A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits