A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification