A hierarchical modeling framework for on-chip communication architectures