A low power front-end for embedded processors using a block-aware instruction set