A modular simulation framework for architectural exploration of on-chip interconnection networks