CODES 2003 - PDF Preprint Papers

CODES 2003 International Workshop on Hardware/Software Co-Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CODES-2003 Paper

click to vote

CODES
2003
IEEE

171views Software Engineering» more CODES 2003»

Design space minimization with timing and code size optimization for embedded DSP

14 years 6 months ago

Download www.utd.edu

One of the most challenging problems in high-level synthesis is how to quickly explore a wide range of design options to achieve high-quality designs. This paper presents an Integ...

Qingfeng Zhuge, Zili Shao, Bin Xiao, Edwin Hsing-M...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status

1	171	Design space minimization with timing and code size optimization for embedded DSP	claim
2	170	A fast parallel reed-solomon decoder on a reconfigurable architecture	claim
3	155	First results with eBlocks: embedded systems building blocks	claim
4	151	Design space exploration of a hardware-software co-designed GF(2m) galois field processor for forward error correction and cryptography	claim
5	151	A modular simulation framework for architectural exploration of on-chip interconnection networks	claim
6	146	Accurate estimation of cache-related preemption delay	claim
7	145	A codesigned on-chip logic minimizer	claim
8	141	Deriving process networks from weakly dynamic applications in system-level design	claim
9	139	A multiobjective optimization model for exploring multiprocessor mappings of process networks	claim
10	137	RTOS scheduling in transaction level models	claim
11	133	Hardware support for real-time operating systems	claim
12	126	A low power scheduler using game theory	claim
13	124	Architectural analysis and instruction-set optimization for design of network protocol processors	claim
14	119	Design optimization of mixed time/event-triggered distributed embedded systems	claim
15	117	Early estimation of the size of VHDL projects	claim
16	111	Transaction level modeling: an overview	claim
17	110	Architecture and synthesis for multi-cycle on-chip communication	claim
18	110	Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation	claim
19	109	Programmers' views of SoCs	claim
20	103	Schedule-aware performance estimation of communication architecture for efficient design space exploration	claim
21	103	A low-cost memory architecture with NAND XIP for mobile embedded systems	claim
22	91	Synthesis of real-time embedded software with local and global deadlines	claim
23	90	Compiler parallelization of C programs for multi-core DSPs with multiple address spaces	claim
24	85	Tracking object life cycle for leakage energy optimization	claim
25	80	VL-CDRAM: variable line sized cached DRAMs	claim
26	79	Security wrappers and power analysis for SoC technologies	claim
27	76	Extending the SystemC synthesis subset by object-oriented features	claim
28	68	System-level design tools: who needs them, who has them, and how much should they cost?	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers