A parallel preconditioning strategy for efficient transistor-level circuit simulation