A pattern matching algorithm for verification and analysis of very large IC layouts