ISPD 1998 - PDF Preprint Papers

ISPD 1998 International Symposium on Physical Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISPD-1998 Paper

click to vote

ISPD
1998
ACM

244views Hardware» more ISPD 1998»

Analysis, reduction and avoidance of crosstalk on VLSI chips

14 years 4 months ago

Download www.cecs.uci.edu

As chip size and design density increase, coupling effects (crosstalk) between signal wires become increasingly critical to on–chip timing and even functionality. A method is pr...

Tilmann Stöhr, Markus Alt, Asmus Hetzel, J&uu...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	244	Analysis, reduction and avoidance of crosstalk on VLSI chips	claim
2	192	On convex formulation of the floorplan area minimization problem	claim
3	187	The ISPD98 circuit benchmark suite	claim
4	128	Topology constrained rectilinear block packing for layout reuse	claim
5	111	A pattern matching algorithm for verification and analysis of very large IC layouts	claim
6	110	Performance-driven soft-macro clustering and placement by preserving HDL design hierarchy	claim
7	107	Sequence-pair based placement method for hard/soft/pre-placed modules	claim
8	101	Greedy wire-sizing is linear time	claim
9	99	CHDStd - application support for reusable hierarchical interconnect timing views	claim
10	99	New efficient algorithms for computing effective capacitance	claim
11	97	Device-level early floorplanning algorithms for RF circuits	claim
12	94	A layout approach to monolithic microwave IC	claim
13	93	Rectilinear block placement using sequence-pair	claim
14	91	Estimation of maximum current envelope for power bus analysis and design	claim
15	89	Filling and slotting: analysis and algorithms	claim
16	89	Timing metrics for physical design of deep submicron technologies	claim
17	88	An efficient technique for device and interconnect optimization in deep submicron designs	claim
18	86	Calculation of ramp response of lossy transmission lines using two-port network functions	claim
19	79	On wirelength estimations for row-based placement	claim
20	74	LIBRA - a library-independent framework for post-layout performance optimization	claim
21	66	Routing tree topology construction to meet interconnect timing constraints	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers