A Performance Comparison of DRAM Memory System Optimizations for SMT Processors