A scheduling algorithm for multiport memory minimization in datapath synthesis