ASPDAC 1995 - PDF Preprint Papers

ASPDAC 1995 Asia and South Pacific Design Automation Conference

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ASPDAC-1995 Paper

click to vote

ASPDAC
1995
ACM

130views Hardware» more ASPDAC 1995»

Design for testability using register-transfer level partial scan selection

14 years 3 months ago

Download www.cecs.uci.edu

Abstract - An approach to top down design for testability using register-transfer level(RTL) partial scan selection is described. We propose a scan selection technique based on tes...

Akira Motohara, Sadami Takeoka, Toshinori Hosokawa...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	130	Design for testability using register-transfer level partial scan selection	claim
2	127	Reclocking for high-level synthesis	claim
3	116	A datapath synthesis system for the reconfigurable datapath architecture	claim
4	111	A hardware-software co-simulator for embedded system design and debugging	claim
5	110	Current and charge estimation in CMOS circuits	claim
6	108	Transistor reordering rules for power reduction in CMOS gates	claim
7	108	Synthesis-for-testability using transformations	claim
8	106	Performance driven multiple-source bus synthesis using buffer insertion	claim
9	104	Power analysis of a 32-bit embedded microcontroller	claim
10	103	A scheduling algorithm for multiport memory minimization in datapath synthesis	claim
11	99	An integrated hardware-software cosimulation environment for heterogeneous systems prototyping	claim
12	98	Synthesis and simulation of digital demodulator for infrared data communication	claim
13	97	On hazard-free implementation of speed-independent circuits	claim
14	96	Pin assignment and routing on a single-layer Pin Grid Array	claim
15	95	A hardware-oriented design for weighted median filters	claim
16	93	Architectural simulation for a programmable DSP chip set	claim
17	89	Some remarks about spectral transform interpretation of MTBDDs and EVBDDs	claim
18	89	A digital audio signal processor for cellular phone application	claim
19	87	Generic fuzzy logic CAD development tool	claim
20	87	Optimization methods for lookup-table-based FPGAs using transduction method	claim
21	85	High-level synthesis scheduling and allocation using genetic algorithms	claim
22	85	A robust min-cut improvement algorithm based on dynamic look-ahead weighting	claim
23	80	Limits of using signatures for permutation independent Boolean comparison	claim
24	79	Search space reduction in high level synthesis by use of an initial circuit	claim
25	77	A scheduling algorithm for synthesis of bus-partitioned architectures	claim
26	70	Performance-driven circuit partitioning for prototyping by using multiple FPGA chips	claim
27	66	Region definition and ordering assignment with the minimization of the number of switchboxes	claim
28	58	A tool for measuring quality of test pattern for LSIs' functional design	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers