A systematic approach to modeling and analysis of transient faults in logic circuits