A tree-structured LFSR synthesis scheme for pseudo-exhaustive testing of VLSI circuits