A yield improvement methodology using pre- and post-silicon statistical clock scheduling