An Area Efficient Mixed-Signal Test Architecture for Systems-on-a-Chip