VLSID 2006 - PDF Preprint Papers

VLSID 2006 International Conference on VLSI Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSID-2006 Paper

click to vote

VLSID
2006
IEEE

240views VLSI» more VLSID 2006»

An Efficient and Accurate Logarithmic Multiplier Based on Operand Decomposition

15 years 24 days ago

Download www.csee.usf.edu

Logarithmic Number Systems (LNS) offer a viable alternative in terms of area, delay and power to binary number systems for multiplication and division operations in signal process...

Venkataraman Mahalingam, N. Ranganathan

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	240	An Efficient and Accurate Logarithmic Multiplier Based on Operand Decomposition	claim
2	192	Beyond RTL: Advanced Digital System Design	claim
3	183	Design Challenges for High Performance Nano-Technology	claim
4	170	On the Implementation of a Low-Power IEEE 802.11a Compliant Viterbi Decoder	claim
5	170	16-Bit Segmented Type Current Steering DAC for Video Applications	claim
6	169	A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks	claim
7	169	A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology	claim
8	160	An Approach to Architectural Enhancement for Embedded Speech Applications	claim
9	158	Programmable LDPC Decoder Based on the Bubble-Sort Algorithm	claim
10	156	SEAT-LA: A Soft Error Analysis Tool for Combinational Logic	claim
11	153	An Asynchronous Interconnect Architecture for Device Security Enhancement	claim
12	150	A Comprehensive SoC Design Methodology for Nanometer Design Challenges	claim
13	148	Efficient Design and Analysis of Robust Power Distribution Meshes	claim
14	145	Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format	claim
15	144	A High-Performance VLSI Architecture for Advanced Encryption Standard (AES) Algorithm	claim
16	143	Frame Based Fair Multiprocessor Scheduler: A Fast Fair Algorithm for Real-Time Embedded Systems	claim
17	142	Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors	claim
18	140	Low Power Multilevel Interconnect Networks Using Wave-Pipelined Multiplexed (WPM) Routing	claim
19	136	Improved Data Compression for Serial Interconnected Network on Chip through Unused Significant Bit Removal	claim
20	134	ADC Precision Requirement for Digital Ultra-Wideband Receivers with Sublinear Front-Ends: A Power and Performance Perspective	claim
21	130	A New Approach to Synthesize Multiple-Output Functions Using Reversible Programmable Logic Array	claim
22	129	A Stimulus-Free Probabilistic Model for Single-Event-Upset Sensitivity	claim
23	129	Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits	claim
24	128	Custom Reconfigurable Architecture for Autonomous Fault-Recovery of MEMS Vibratory Sensor Electronics	claim
25	121	An Integrated Approach for Combining BDD and SAT Provers	claim
26	119	Performance and Energy Benefits of Instruction Set Extensions in an FPGA Soft Core	claim
27	112	Handling Constraints in Multi-Objective GA for Embedded System Design	claim
28	111	An Area Efficient Mixed-Signal Test Architecture for Systems-on-a-Chip	claim
29	109	Carbon Nanotube Electronics	claim
30	108	Active Crosstalk Cancel for High-Density Inductive Inter-chip Wireless Communication	claim
31	103	A Low Power ROM-Less Direct Digital Frequency Synthesizer with Preset Value Pipelined Accumulator	claim
32	95	Design of Embedded Systems with Novel Applications	claim
33	94	On the Size and Generation of Minimal N-Detection Tests	claim
34	92	A Wideband Frequency-Shift Keying Demodulator for Wireless Neural Stimulation Microsystems	claim
35	87	Evaluation of Non-Quasi-Static Effects during SEU in Deep-Submicron MOS Devices and Circuits	claim
36	86	Partial Product Reduction Based on Look-Up Tables	claim
37	85	A Novel Architecture Using the Decorrelating Transform for Low Power Adaptive Filters	claim
38	83	Parasitic Aware Routing Methodology Based on Higher Order RLCK Moment Metrics	claim
39	71	Clockless Pipelining for Coarse Grain Datapaths	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers