An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems