An efficient algorithm for performance-optimal FPGA technology mapping with retiming