An efficient approach to simultaneous transistor and interconnect sizing