An efficient technique for device and interconnect optimization in deep submicron designs