An Implementation of Performance-Driven Block and I/O Placement for Chip-Package Codesign