Architectural Considerations for CPU and Network Interface Integration