Architecture and compilation for data bandwidth improvement in configurable embedded processors